Back to results

RTL Design Engineer, Google Cloud

Listed today by Google Israel

  • Last checked 5 hours ago

Mentioned in this posting

  • Verilog
  • GCP

Description

Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 4 years of experience with digital logic design principles, Register-Transfer Level (RTL) design concepts, and languages such as Verilog or System Verilog. Experience in logic design and debug with Design Verification (DV). Experience with microarchitecture and specifications.

Get these jobs by email

New jobs in Tel Aviv — Get the new ones each morning.

No account, no password. One email a morning, only when there's something new. Unsubscribe in one click.

Back to results