Junior RTL Design Engineer, Google Cloud

Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 4 years of experience with digital logic design principles, Register-Transfer Level (RTL) design concepts, and languages such as Verilog or System Verilog. Experience in logic design and debug with Design Verification (DV). Experience with microarchitecture and specifications.